Gradient Magnitude Hardware Architecture based on Hardware Folding Design Method for Low Power Image Feature Extraction Hardware Design
نویسندگان
چکیده
منابع مشابه
Hardware design based on Verilog HDL
Up to a few years ago, the approaches taken to check whether a hardware component works as expected could be classified under one of two styles: hardware engineers in the industry would tend to exclusively use simulation to (empirically) test their circuits, whereas computer scientists would tend to advocate an approach based almost exclusively on formal verification. This thesis proposes a uni...
متن کاملHardware/Software Co-Design of Ultra-Low Power Biomedical Monitors
Ongoing changes in world demographics and the prevalence of unhealthy lifestyles are imposing a paradigm shift in healthcare delivery. Nowadays, chronic ailments such as cardiovascular diseases, hypertension and diabetes, represent the most common causes of death according to the World Health Organization. It is estimated that 63% of deaths worldwide are directly or indirectly related to these ...
متن کاملModel-based Hardware Design for Image Processing Systems
Model-based design has been touted as the most viable design methodology of the future for the design of embedded hardware/software systems. Due to the large complexity of modern embedded systems, it is more and more error-prone to design systems without having a formal model to support and verify the application at design time. Also, formal models generally capture broad classes of application...
متن کاملA Parallel Hardware Architecture for Image Feature Detection
This paper presents a real time parallel hardware architecture for image feature detection based on the SIFT (Scale Invariant Feature Transform) algorithm. This architecture receives as input a pixel stream read directly from a CMOS image sensor and produces as output the detected features, where each one is identified by their coordinates, scale and octave. In addition, the proposed hardware a...
متن کاملA Prover for VHDL-based Hardware Design
| This paper gives a survey over a self{ contained part of the ESPRIT-project \FORMAT", which developes a prover for VHDL{based hardware design. Notable is the use of a graphical speci cation language called STD (Symbolic Timing Diagrams), which can be seen as a visual dialect of temporal logic. The heart of the prover is built by two powerful industrial veri cation tools: A (compositional) sym...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: The Journal of Korea Institute of Information, Electronics, and Communication Technology
سال: 2017
ISSN: 2005-081X
DOI: 10.17661/jkiiect.2017.10.2.141